

CLAIMS

1 1. Method for the functional verification of a software model (40) of an
2 integrated circuit on demand (ASIC), in a low-level language (for example of the
3 HDL type), which separately handles the generation of the model and the debugging
4 of the functional verification tests to be applied to the model of the circuit for
5 constituting a verification platform, comprising the following two steps:

6 - creation of an autonomous circuit emulator (1), obtained by replacing the
7 model in a low level (HDL-type) language physically describing the circuit under
8 design to be validated with a high level (for example C++) abstract description
9 generating response data structures in accordance with the functional specification
10 (20) of the project as a function of the stimuli received, this mode being called the
11 "transmission mode."

12 - integration of the software model (40) in low level (HDL-type) language of
13 the circuit resulting from the design into a verification platform, and creation of the
14 connection of the previously validated autonomous circuit emulator (1), in parallel,
15 to the interfaces of the software model (40) of the circuit, and of the connection of an
16 environment emulator (11, 21, 22); and

17 - utilization of this platform as a reference for the validation of the
18 response data transmitted by the software model (40) of the circuit, this mode being
19 called the "verification mode."

1 2. Method according to claim 1, wherein:

2 • a user generates, using a data processing system, the
3 autonomous simulation configuration (1) corresponding to the software
4 model (40) of the ASIC using the functional specification (20),

5 • the user writes, from the functional specification (20), and
6 stores in a test platform (21, 22, 23) for integrated circuit models, a
7 program (51) for testing the model (40) of the ASIC, comprising input
8 stimuli sequences to be provided to the software model (40) of the ASIC,
9 which the autonomous simulation configuration (1), based on the
10 functional specification (20), corresponds to output stimuli sequences,

11 • the user links together, and activates, the autonomous
12 simulation configuration (1) and the test platform (21, 22, 23), and
13 • he observes the output stimuli of the HDL-type model (40) of
14 the ASIC in order to functionally validate the system constituted by the
15 software model of the ASIC circuit and the validation test program (210),
16 and thus validates the software model (40) in comparison to the functional
17 specification (20) .

1 3. Method according to either of claims 1 and 2, wherein the autonomous
2 configuration (1) communicates with the user to control the activation of previously
3 created and stored models of input stimuli sequences defined in a high-level
4 programming language, and controls the activation of associated programs (90) for
5 the progressive validation of test sequences determined from the models.

1 4. Method according to any of claims 1 through 3, wherein the user writes
2 and provides the functional specification (20) in a low-level programming language,
3 specifying functional models of circuits.

1 5. Method according to any of claims 1 through 4, wherein the user provides
2 the functional specification (20), in the form of a program in a low level language of
3 (HDL type) functional models of circuits, and a program in a high level language of
4 (symbolic (C⁺⁺)) functional models of circuits, and he controls the autonomous
5 simulation configuration (1) so as to perform a co-simulation by synchronizing the
6 execution of the two specification programs.

1 6. Method according to any of claims 1 through 4, wherein the test platform
2 verifies that the responses of the software model of the ASIC are within response
3 time ranges specified in the functional specification (20).

1 7. Verification platform for a software model of an integrated circuit on
2 demand (ASIC), characterized in that it comprises data processing means that allow a
3 client to select test models producing input stimuli for the ASIC, these processing
4 means being designed to read functional specification elements (20) of the ASIC and

5 comprising programs (90) designed to generate a functional validation test program
6 (51) constituted by output stimuli, from the input stimuli and the functional
7 specification elements (20).

1 8. Verification platform according to claim 7, comprising a library of
2 functional models of circuit blocks for ASICs and means for selecting models
3 through a definition file of the configuration, in order to create a model
4 corresponding to the functional specification of the ASIC that is integrated into the
5 definition of its environment.

1 9. Verification platform according to either of claims 7 and 8, wherein it is
2 provided, in a link connecting it to the client, with two serial programming language
3 adaptation circuits (11, 12), designed to transform commands in a high level
4 language (C⁺⁺), used by the client, into commands in a low level (HDL type)
5 language that can be used by the model of the ASIC, and respectively, to transform
6 the commands in a low level language back into commands in a high level language.

1 10. Verification platform according to any of claims 7 through 9,
2 characterized in that it includes means (90, 10) for executing its operations at the
3 same time as the simulation, which it can interrupt upon detection of an error at the
4 very moment the error appears.

1 11. Verification platform according to any of claims 7 through 10,
2 characterized in that the functional specification elements (20) are constituted by a
3 truth table or behavior table corresponding to the functions of the various parts or
4 various functional circuit elements of the software model (40) of the ASIC, and the
5 propagation delay ranges to be respected between each input and each output.

1 12. Verification platform according to any of claims 7 through 11,
2 characterized in that it has a cache memory (962) for storing the blocks used by the
3 nodes according to their addresses, and means for managing, for an address used by
4 one or more nodes, a presence vector with one presence indicator per node.

1 13. Verification platform according to any of claims 7 through 12,
2 characterized in that the programs (90) are object-oriented and the emulator is
3 structured as a set of classes that makes it possible to manage a collection of
4 execution hypotheses for a transaction in a memory block of the software model, and
5 also to manage transactions that are colliding, i.e., concurrently using the same
6 memory block.

1 14. Verification platform according to any of claims 7 through 13,
2 characterized in that the algorithms of the programs (90) of the emulator perform the
3 following functions: generating predictions, eliminating predictions, readjusting
4 incorrect predictions, reducing the number of valid hypotheses, and terminating
5 collisions

1 15. Verification platform according to any of claims 7 through 14,
2 characterized in that it is used as an emulator of a router circuit, a circuit with cache
3 or a router circuit with cache.

1 16. Verification platform according to any of claims 7 through 15 for testing a
2 software model of an integrated circuit on demand (ASIC), characterized in that it
3 comprises an ASIC emulator (1) for controlling a comparator (23) provided for
4 receiving values generated by the software model of the ASIC circuit tested, upon
5 reception of stimuli sent by at least one stimuli generating circuit (21) storing the test
6 program, an interface (11) for translating the stimuli from an advanced language into
7 a low level language corresponding to that of the software model, and means for
8 validating the verification in case of the detection of a collision by the comparator
9 (23).

1 17. Verification platform according to any of claims 7 through 16,
2 characterized in that the means for selecting the response to stimuli that depend on
3 the composition of the circuits tested are constituted by a model generated by means
4 for selecting functional models from a library, which associates with each of the

5 models the responses to a given stimulus, the model corresponding to the
6 composition of the circuit to be tested.

1 18. Verification platform according to any of claims 7 through 17,
2 characterized in that it includes means (7) for storing the responses thus selected so
3 as to create a test model (70) to be applied to the circuit tested during the reception of
4 stimuli.

1 19. Verification platform according to any of claims 7 through 18,
2 characterized in that each transaction is constituted, at the level of each interface, by
3 a request packet and one or more associated response packets, wherein the values of
4 the parameters and/or the transmission time constraints of the packets can be forced
5 from the functional test program executed by the emulator of the environment, which
6 appropriately translates all of these parameters during the transmission of the packets
7 to the terminals of the software model of the design.

1 20. Verification platform according to claim 14, characterized in that the
2 generation of predictions is performed by the emulator of the circuit without having
3 to obtain additional information on the internal operation of the circuit under design.